

Outline

- Benchmarks
- * A Demo Traversal Package: nanotrav
- * A Traversal & Verification Tool: VIS



- * Combinational benchmarks c17.blif, c..., etc.
- * Sequential benchmarks
 - ♦ s713.blif #PI=35, #PO=23, #FF=19, #Gate=393
 - s1512.blif #PI=29 , #PO=21, #FF=57 , #Gate=780
 - s1423.blif
 - #PI=17, #PO=5, #FF=74, #Gate=657 (from now on <c>)

tlc.mv (description), tlc.ctl (properties)

Traffic Light Controller (TLC)

Laboratory duty

out



nanotrav

* Main features

- Toy-tool within the CUDD distribution ٠
- Compiled with CUDD ٠
- In the nanotrav directory in CUDD ٠
- Given a combinatorial or sequential circuit it ٠ Find a variable ordering through static and/or dyn techniques ¢

Analyse their effect! Analyse then entern Check the following verification commands out \diamond nanotrav -p 1 -verify $\langle c_1 \rangle \langle c_2 \rangle$ \diamond nanotrav -p 1 -verify -ordering dfs $\langle c_1 \rangle \langle c_2 \rangle$ \diamond nanotrav -p 1 -verify -autodyn $\langle c_1 \rangle \langle c_2 \rangle$ Where $\langle c_1 \rangle$ and $\langle c_2 \rangle$ are: \diamond The operations of the set of t ♦ The same circuit ♦ One original circuit and one manually modified Analyse their effect!

Check the following reachability analysis commands

* Advanced duty

- Check the following (nanotrav) parameters out ٠
 - ↓ -image part

 ↓ -image mono

 - → -approx over
 → -approx under
 → -reordering sifting

 - ♦ etc.

VIS

Main features

- UC-Berkeley, Brayton & co, 1996
- ٠

- ♦ glu: Includes libraries for arrays, hash-tables, BDDs, etc.
 ♦ vis: Main package ٠

* Laboratory Duty

- Grab and uncompress it
- Compile it (first the glu directory then the vis one) ٠ ∻ "Run"
 - ./configure
 - Make

* Run the TLC

- Directory vis-2.0/vis-2.0/examples/tlc
 (description in blif-mv format (tcl.mv file))
- **Check CTL properties** ♦ tlc.ctl
- Which is the meaning?
- Run command sequence ٠

 - ♦
 - quit

Advanced duty

- Check reachability analysis commands within VIS
- Run script ٠
- \state stript_compute_reached.robust
 in the vis-2.0/share directory for sequential circuits
 (e.g., s1423.blif)