Symbolic Simulation

and its **Connection to Formal Verification**

Randal E. Bryant

Carnegie Mellon University

http://www.cs.cmu.edu/~bryant

SymSim '02

Symbolic Simulation



Idea

- Encode set of values symbolically
- Evaluate system operation over these values

Effect

- In single run, compute information that would otherwise require multiple simulation runs
- If do it right, can even be used for formal verification

- 2 -SymSim '02

Advantages of Symbolic Simulation

Relative to better known formal verification techniques symbolic model checking

Modeling Capabilities

- Can use wide variety of circuit models
 - Including ones requiring event scheduling

Efficiency

- Hybrid between symbolic and conventional simulation Reduce coverage to make tractable
- Exploit abstraction capabilities of X · Form of abstract interpretation

Categorization #2

Boolean gate / RTL

Abstract away as much as possible

- 3 -

Categorization #1

Verification Objective

- Accelerated Simulation
- Get more simulation done in less time
- Rigorous, formal verification • Don't trust anything that hasn't been proven

Objective

Accelerated Simulation

Rigorous Formal Verification

SvmSim '02

- 4 -

- 6 -

SvmSim '02

Abstracted Data

Boolean

Discrete Switch

Linear Switch

Symbolic Simulation Landscape



- 5 -

Modeling Level

Transistor

model

• Especially data values & operations • Focus of 99% of verification research

Level Model L Challenge to have tractable but accurate

SymSim '02



SvmSim '02

Abstraction Via Uninterpreted Functions



For any Block that Transforms or Evaluates Data:

Replace with generic, unspecified function

Also view instruction memory as function

Term-Level Symbolic Simulation



- Register states are term-level expressions
- Denoted by pointers to nodes in Directed Acyclic Graph (DAG)
 Simulate each cycle of circuit by adding new nodes to DAG
- Based on circuit operations
- Construct DAG denoting correctness condition

- 10 -

SymSim '02

Resulting Decision Problem

Logical Formula

- Integer Values
 - Solid lines
 - Uninterpreted functions
- Integer variables
 If-Then-Else operation
- Boolean Values
- Dashed Lines
- Uninterpreted predicate
- » Propositional variables
- Logical connectives
- Equations & inequalitie

Task

- 9 -

- Determine whether formula is universally valid

(f)

Ŧ

<u>ه</u>

 (\land)

Deduction-Based Verification

Automatic Theorem Provers

- Some of the earliest work in formal hardware verification
 Gordon '83, Hunt '85, ...
- Heavy focus on rigor
- Strong abstraction capabilities
 - Can selectively apply different levels of abstraction

Increasing Degree of Automation

Burch & Dill, CAV '94

- Implement & tune decision procedure to match modeling needs
 Automate generation of simulation relation
 - » For pipelined microprocessors
- Active research area
 - But, not focus of this talk

- 12 -



Forward Reachability



Characteristic Function Representation of Set



Forward Reachability via Characteristic Functions



Parametric Representation of Set



Parametric Representation of Next State Set



One step of symbolic simulation generates parametric form of image computation
 Set of states X' such that X' = δ(X) for some state X ∈ A



- 18 -

SymSim '02

- 17 -

Forward Reachability via Parametric Representation #1



Forward Reachability via Parametric Representation #2



Some Results

Circuit Information			VIS - IWLS		BFV	
Name	# FF	depth	time (s)	Peak (K)	time (s)	Peak (K)
s1269	37	9	8002	7623	565	2210
s1512	57	1023	14431	1348	21851	784
s3271	116	16	-	Memout	1493	2196
s4863	183	4	-	Memout	197	868

Comparison

- VIS with IWLS partitioning & ordering of transition relation
 Based on characteristic functions
- Boolean Functional Vectors
- Based on parametric representation

Performance

Big improvement for some benchmarks

- 21 -

Symbolic Trajectory Evaluation

Formulation

- Bryant & Seger (1990)
- View symbolic simulator as form of model checker
 For limited class of LTL formulas
 - Abstract states with ternary { 0, 1, X } logic

Extensions

- 23 -

- Enlarge class of safety properties
- Seger (1995), Jain (1997), Chou (1999)
- Add fairness
- "Generalized Symbolic Trajectory Evaluation"
- Yang & Seger (2000)
- All ω-regular properties

SymSim '02

SvmSim '02

- 24 -





STE Example



- Then four cycles later, will get output "a"
 - N is "next-time" operator
 Similar to "X" in other temporal logics

Verification by STE Mathematical Basis for STE X T = 0 T = 0 x x х x х x х x х Assert Din Dout Dout X T = 1 x x x а Partially Ordered State Model Din Dout **Complete Information** X T = 2а х х x Incomplete Information Dout **Monotonic Circuit Behavior** X T = 3х х x а Dout Any 0/1 behavior observed with all-X initial state will occur for arbitrary initial state T = 4x а х х а Subtle details in simulator implementation Check Din = aNNNN Dout = a \Rightarrow SymSim '02 SymSim '02 - 25 -- 26 -

Compare: Model Checking with Characteristic Functions



Encode Entire System State Symbolically

- Two Boolean variables per state bit
- Impractical to model systems with very large memories
- Typically verify models with reduced data widths and memory capacities

- 27 -

20

Increasing STE Expressive Power





SvmSim '02

Performance of STE

Key Property

- Use symbolic variables only to encode input and (part of) initial state
- Verification complexity depends on complexity of
 - specification, not of system
- Can verify systems containing large memories

Industrial Applications of STE

- Motorola: Verify variety of memory subsystems
- Intel: Block-level verification

- 28 -

SymSim '02

RAM Verification by STE



Specification Perform write with address a

- Perform arbitrary number of reads, or operations with a different
- address
- Perform read with address a
 Should get value d on Dout
- Verification requirements for 2^m-bit memory
- Constant number of iterations
- O(m) Boolean variables

- 30 -

Generalized STE Abstracted Data Yang & Seger (2000) **Extends Class of Trajectory Graphs** Chris Arbitrary graph structure Boolear Wilson's Simulator **Nodel Level Adds Fairness Constraints** Require that specified arcs be traversed infinitely often Discrete Switch Very Expressive ω-regular languages Linea Switch Not Directly Comparable to CTL Model Checking Cannot express existential properties in GSTE Cannot describe path properties in CTL Accelerated Simulation Objective - 31 -SymSim '02 - 32 -

Wilson's Symbolic Simulator

Chris Wilson, PhD, Stanford (2001)

Less Pessimistic X Handling

Can verify simple forms of data propagation

Automatic Variable Classification

- When to use X's, and when to use symbols
- Major headache for users of other symbolic simulators Too many → get X's for check values Too few → BDD blowup

Integrate BDDs with Explicit Case Simulation

- When BDDs get too big, start enumerating variable values
- rather than encoding them symbolically
- Guarantees useful partial results

- 33 -

SvmSim '02

Chris Wilson's Simulator



Tagged X Values

Can Tag X with Literal ■ X_a, X_a, X_b, X_b, etc.

Allow Limited Propagation of Tags

$$X_a$$
 X_a X_a

When value depends on multiple tags, revert to regular X

Handles Simple Data Propagation

 Data moved across busses, stored in registers, passed through multiplexors

- 34 -

SvmSim '02

Automatic Variable Classification

Two Ways to Represent Symbolic Value

BDD variable a

Tagged X value X_a

Strategy

- Start with only tagged X's
- Simulate symbolic test
- If check is X, then select some symbol to strengthen • As BDD variable, rather than as tagged X
- Resimulate
- Continue process until check either proved or disproved

- 35 -

SymSim '02

- 36 -

Reclassification Example







Linear Switch-Level Simulation



Symbolic Timing Simulation

Symbolic Implementation of Linear Switch-Level Simulation

- SirSim: McDonald, ICCAD '99
- Symbolic Extensions
- BDD node values
- MTBDD delay calculations
- Exactly equivalent to running 2ⁿ IRSIM simulations

Is This Formal Verification?

Model is too simplistic to justify this

- 39 -

SvmSim '02

Symbolic Delay Calculation



Handling Data-Dependent Delays

- Schedule event for each possible time point
- Event includes mask indicating conditions under which update should occur

NodeVal = (Mask & NewVal) v (¬Mask & OldVal)



Manchester Adders



- 42 -

SymSim '02

Alpha Microprocessor Circuits

Description	#FETs	#I/Os	Time
56-bit way select	1500	228	28 sec.
52-bit magnitude compare	1539	106	117 sec.
64-bit barrel shifter	8192	196	20 sec.
	Į		

Cluster Scheduling

Group events into clusters with symbolic event times

- "Cluster-Queue" structure maintains proper ordering
- Up to 8x speedup on previously published cases
 - Exponential speedup demonstrated



Commercial Symbolic Simulators



Commercial Symbolic Simulators

Innologic

- Verilog-Based Symbolic Simulator
- Handles all of Verilog
- Not just synthesizable subset
- Extend input vector format to allow symbolic values

Biggest successes to date are in memory verification

Synopsys

Part of formalVERA (a.k.a., Ketchum) assertion checker
 Uses multiple strategies: automatic test generation, symbolic simulation, bounded model checking

- 46 -

SymSim '02

Exploiting Hierarchy

Hierarchical Modeling

- Symbolically encode circuit structure
- Based on hierarchy in circuit description
- Simulator operates directly on encoded circuit
- Use symbolic variables to encode both data values & circuit structure
- Implemented by Innologic, variant by Synopsys (DAC '02)

Hierarchical Circuit Representation



Follows that in circuit representation

Encodina

 Introduce Boolean variables to encode module instances

- 43 -

SymSim '02

- 48 -

Symbolically Encoding Circuit Operation

L1

Μ

Signal Encode

в

- 49 -

۲ o

Signal Extractor

Х

SvmSim '02





Simulating with Encoded Circuit



Simulating with Encoded Circuit



SymSim '02

Simulating with Encoded Circuit



State Encoding Advantage

Possibilities

- Exponential reduction in circuit representation
- Exponential reduction in state representation

Example Verification (from Innologic)

- 256-Mbit memory
- Fully verified

Useful with Conventional Simulation

- Conventional wisdom
 - Cannot simulate circuit with less than 1 bit / node
 To store state of each node
- Can beat this with encodings!

- 54 -

Conclusions

Symbolic Simulation Occupies Important Niche

- Accelerated simulation
- Specific forms of formal verification
 - Especially good at circuits with large memories Regular model checking perhaps better for control-intensive circuits

Niche is Expanding

- Greater generalizations as formal verifier
- Improved efficiency
 - Better use of X's
- Hierarchical encoding
- More sophisticated circuit models

- 55 -

SymSim '02

Some Research Challenges

Merging Model Checking with STE

- Enlarge class of properties handled by STE
- Include existential properties Make use of X's to perform data abstraction in model checking

Debugging with Symbolic Simulation

- How to communicate failure information to users
- Wealth of information, but need useful distillation

Coverage Metrics

- Is there any useful way to compare coverage by symbolic simulation to that by conventional simulation?
- Conventional simulation covers miniscule fraction of cases, but seems to find most of the bugs - 56 -SymSim '02