

Formal Deadlock Verification of On-Chip Communication Fabrics


Sebastiaan Joosten (TUE Eindhoven / Radboud Nijmegen)

Freek Verbeek (OU Heerlen)


Julien Schmaltz (TUE Eindhoven)




Intel **8** cores
~2.3 Bill. T. on 6.8cm²




Intel **4** cores
~582 Mio. T. on 2.86cm²




Intel **2** cores
~167 Mio. T. on 1.1cm²



AMD Opteron **12** cores
~1.8 Bill. T. on 2x3.46cm²



Sun Niagara3 **16** cores
~1 Bill. T. on 3.7cm²




Intel SCC **48** cores
~1.3 Bill. T. on 5.6cm²




Intel Research **80** cores
~100 Mio. T. on 2.75cm²



Tilera TILEPro64 **64** cores



Growing complexity of communication fabric



- Heterogeneous topology
- Flow control mechanisms
- Advanced routing function
- Protocol level message dependencies
- Virtual channels

Formal Verification Challenge

We need tools to check for deadlocks

- in large systems
- cross-layer
- parametric
- quick


Formal Verification should not be a side-salad!

Mike Muller - ARM, Inc. (DAC'12 Keynote)

Open Universiteit
www.ou.nl



WickedxMAS: a new way for deadlock verification



Deadlock configuration
No deadlock!

Open Universiteit
www.ou.nl



Outline


- xMAS
- Deadlocks
- Deadlock Detection
 - In the tool
 - Behind the scenes (short)

xMAS

Open Universiteit
www.ou.nl




xMAS: eXecutable Micro-Architectural Specifications




- Fair sinks and sources
- Fair merges (no starvation)
- Restricted joins
- Synchronous execution semantics



xMAS: example





Examples





Examples



Examples



Examples




Deadlocks

Open Universiteit
www.ou.nl



Deadlocks



The challenge:

Find a configuration in which:

- a packet is permanently stuck
- that is reachable

Deadlock detection


In the tool

Open Universiteit
www.ou.nl



WickedxMAS

- Define packet types
- Add components
- Add wires
- Verify design





Open Universiteit
www.ou.nl



WickedxMAS


- Define packet types
- Add components
- Add wires
- Verify design






Open Universiteit
www.ou.nl



WickedxMAS



- Define packet types
- Add components
- Add wires
- Verify design




Open Universiteit
www.ou.nl



WickedxMAS

- Define packet types
- Add components
- Add wires
- Verify design




Open Universiteit
www.ou.nl



WickedxMAS

- Define packet types
- Add components
- Add wires
- Verify design



(set-logic QF_LIA)



```
(declare-fun q1 () Int) (assert (<= 0 q1))
(declare-fun q1.type0 () Int) (assert (<= 0 q1.type0))
(declare-fun q1.type1 () Int) (assert (<= 0 q1.type1))
(declare-fun q2 () Int) (assert (<= 0 q2))
(declare-fun q2.type0 () Int) (assert (<= 0 q2.type0))
(declare-fun q2.type1 () Int) (assert (<= 0 q2.type1))
```

```
(assert (= 0 (+ (~ q1) q1.type0 q1.type1)))
(assert (= 0 (+ (~ q2) q2.type0 q2.type1)))
```

```
(assert (<= 0 (+ q1 (~ q2.type1))))
(assert (<= 0 (+ q1.type1 (~ q2.type1))))
```

WickedxMAS

- Define packet types
- Add components
- Add wires
- Verify design



Open Universiteit
www.ou.nl



Deadlock detection


Behind the scenes

Open Universiteit
www.ou.nl



Deadlock Detection Algorithm

From network...



... to ILP instance ...

Structural Deadlocks

$$\begin{aligned} &\#q_1.\text{req} \geq 1 \\ &\#q_2.\text{rsp} \geq 1 \\ &\#q_1 = \#q_1.\text{size} \end{aligned}$$

or

$$\begin{aligned} &\#q_2.\text{rsp} \geq 1 \\ &\#q_1 = 0 \\ &\#q_2 = \#q_2.\text{size} \end{aligned}$$

Invariants

$$\#q_1.\text{rsp} \geq \#q_2.\text{rsp}$$

Sanity Constraints

$$\begin{aligned} &\#q_1 \leq q_1.\text{size} \\ &\#q_2 \leq q_2.\text{size} \\ &\#q_1 \geq 0 \\ &\#q_2 \geq 0 \end{aligned}$$

Typing Constraints

$$\begin{aligned} &\#q_1 \neq \#q_1.\text{req} \neq \#q_1.\text{rsp} \\ &\#q_2 \neq \#q_2.\text{req} \neq \#q_2.\text{rsp} \end{aligned}$$

... to solution:

$$\begin{aligned} &\#q_1.\text{req} = \#q_1.\text{size} \\ &\#q_2.\text{rsp} = 1 \end{aligned}$$

Deadlock Detection Algorithm


Structural Deadlocks

Invariants

Sanity Constraints

Typing Constraints

From network...



... to ILP instance ...

Structural Deadlocks

$$\begin{aligned} &\#q_1.\text{req} \geq 1 \\ &\#q_2.\text{rsp} \geq 1 \\ &\#q_1 = \#q_1.\text{size} \\ \text{or} \\ &\#q_2.\text{rsp} \geq 1 \\ &\#q_1 = 0 \\ &\#q_2 = \#q_2.\text{size} \end{aligned}$$

Invariants

$$\#q_1.\text{rsp} \geq \#q_2.\text{rsp}$$

Sanity Constraints

$$\begin{aligned} &\#q_1 \leq \#q_1.\text{size} \\ &\#q_2 \leq \#q_2.\text{size} \\ &\#q_1 \geq 0 \\ &\#q_2 \geq 0 \end{aligned}$$

Typing Constraints


$$\begin{aligned} &\#q_1 \geq \#q_1.\text{req} \geq \#q_1.\text{rsp} \\ &\#q_2 \geq \#q_2.\text{req} \geq \#q_2.\text{rsp} \end{aligned}$$

... to solution:

$$\begin{aligned} &\#q_1.\text{req} = \#q_1.\text{size} \\ &\#q_2.\text{rsp} = 1 \end{aligned}$$

Deadlock Detection Algorithm

Structural Deadlocks



Conclusion

- WickedxMAS: design & verification tool
 - Automatic deadlock detection
 - xMAS: language on high-level of abstraction



Future Work

- Many small extensions & improvements
 - Enumerations in packet types
 - Better deadlock visualization
 - Better layout of wires
 - Feedback when something goes wrong
- Dealing with unrestricted joins
- Allowing unfair merges
- Adding custom components
- Hierarchical design & verification: networks-of-networks
- Verified compilers from xMAS to Verilog
- Apply to real examples

